Logical clock combining arbitrary many input clock signals according to a replaceable logical combinator