This model is a simple JFET cascode circuit. The J2 gate variation (v_sin.p.v) is transformed to the J2 drain variation (J2.D.v).
Simulate until 0.2s, and display the mentioned voltages.