.Modelica.Electrical.Digital.Tristates.WiredX

Information

Wires n input signals in one output signal, without delay.

Resolution table is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_misc.vhd

Revisions

• January 22, 2010 created by Ulrich Donath