This library contains packages for digital electrical components. Both, type system and models are based on the VHDL standard (IEEE Std 1076-1987 VHDL, IEEE Std 1076-1993 VHDL, IEEE Std 1164 Multivalue Logic System):
The logic values are coded by integer values. The following code table is necessary for both setting of input and interpreting the output values.
Code Table:
| Logic value | Integer code | Meaning |
| 'U' | 1 | Uninitialized |
| 'X' | 2 | Forcing Unknown |
| '0' | 3 | Forcing 0 |
| '1' | 4 | Forcing 1 |
| 'Z' | 5 | High Impedance |
| 'W' | 6 | Weak Unknown |
| 'L' | 7 | Weak 0 |
| 'H' | 8 | Weak 1 |
| '-' | 9 | Do not care |
The library will be developed in two main steps. The first step contains the basic components and the gates. In the next step the more complicated devices will be added. Currently the first step of the library is implemented and released for public use.
Copyright © 1998-2018, Modelica Association and contributors
Extends from Modelica.Icons.Package (Icon for standard packages).
| Name | Description |
|---|---|
Basic … | Basic logic blocks without delays |
Converters … | Converters between 2-,3-,4- and 9-valued logic |
Delay … | Delay blocks |
Examples … | Examples that demonstrate the usage of the Digital electrical components |
Gates … | Logic gates including delays |
Interfaces … | Basic definitions |
Memories … | |
Multiplexers … | |
Registers … | Registers with N-bit input data and output data |
Sources … | Time-dependent digital signal sources |
Tables … | Truth tables for all components of package Digital |
Tristates … | Transfergates, Buffers, Inverters, and WiredX |
UsersGuide … | User's Guide |
Generated 2018-12-12 12:10:04 EST by MapleSim.